在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 1661|回复: 0

[招聘] 紧急!!数字验证岗位,百万左右

[复制链接]
发表于 2022-4-13 11:13:30 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
Job Responsibilities:
Work with designer to get a full deep insight on the design and develop stressful test plan
Build test bench and create testcase to ensure test coverage
Run simulation in both RTL and netlist level, debug and fix issues, create test reports
Run regression test for each design (RTL/Netlist) update
Develop verification IP which can be reused at different level verification
Co-work with FPGA engineer to prepare test vector, support test and debugJob Requirements
BS with 5+ years or MS with 3+ years of design verification experience.
Strong working knowledge in SystemVerilog, C and UVM, experienced in DPI integration
Experienced in building test benches, checkers, test vectors, assertions, coverage analysis
Experienced in SoC verification and debug, be familiar with AMBA protocol
Strong communications skill and capability
Self-motivated and good team player
Additional Preferred one or more of these Requirements:
Experience with software development practices including coding standards, code reviews, source control management, and continuous integration and testing
Strong Programming in Perl, Python
Good experience with commercial standard, like DDR,PCIE etc


联系方式:19926440332(微信同号)
您需要登录后才可以回帖 登录 | 注册

本版积分规则

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2026-1-16 13:10 , Processed in 0.025202 second(s), 4 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表